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Abstract
In this study, the feasibility of embedding the ﬁeld oriented control (FOC) of an induction machine
into ﬁeld programmable gate arrays (FPGA) is investigated. An indirect FOC of an induction machine
is simulated in a Matlab Simulink environment using a Xilinx System Generator implemented in a Xilinx
Spartan-3 XC3S200 FPGA board. Design of the developed controller for the induction machine is simulated
via a Simulink full digital platform. The resulting design has a ﬂexible and modular structure where the
designer can customize the hardware blocks by changing the number of inputs, outputs, and algorithm when
it is compared to the designs implemented using classical microcontrollers and digital signal processors. With
its ﬂexibility, other control algorithms can easily be programmed and embedded into the FPGA.
The controller developed can be imbedded and implemented on the Digilab S3 Spartan-3 XC3S200 FPGA
development board produced by the Digilent Company. Performance of the developed system has been tested
at diﬀerent load torques and various induction machine speeds.
Key Words: Field Orientation Control, Induction Machine, Field Programmable Gate Arrays (FPGA),
Matlab Simulink, Xilinx System Generator, VHDL

1.

Introduction

The ﬁeld of controlled electrical drives has seen rapid expansion in recent years, due mainly to achievements
obtained in semiconductors for both power and signal electronics. The technological improvements have opened
the way for really eﬀective drive designs. The electrical machine drive controls have become more accurate and
robust than ever. Vector controlled AC drives have taken their share from these achievements. As is known, a
vector controlled AC machine acquires almost every advantage of converter controlled DC machine while getting
rid of the mechanical commutation problems. On the other hand, this control structure yields a high dynamic
performance by achieving a better steady state and transient control [1].
Nowadays, Field Programmable Gate Arrays (FPGAs) have been widely used as key components in
implementing high performance processors. The speed, size and the number of inputs and outputs of a
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Turk J Elec Eng & Comp Sci, Vol.18, No.6, 2010

modern FPGA far exceeds that of a microprocessor or DSP processor. FPGA is ideally suited for making
high-performance processors with a capability for implementing highly parallel arithmetic architectures [2].
Field Orientation Control (FOC) was initially proposed at the beginning of the 1970s by F. Blashke [3]
and, similarly, Direct Torque Control (DTC) was initially proposed in mid 1980s by Depenbrock [4, 5]. Takahashi
and Noguchi [6, 7] worked on vector control methods of ac machines. Although FOC ac machines exhibit DC
servo performance, this type of control method is disadvantaged due to the dependence of the method on motor
parameter variations. In recent years, many studies have been conducted to accurately determine these motor
parameters and subsequently integrate them into the control structure. On the other hand, the DTC method
is simple, independent of parameter variation and does not require a current controller. However, the DTC
method does not have good performance at low speeds due to its dependence on induced speed voltage. Studies
employing the DTC have tried to overcome this disadvantage, but since the solutions are both complex and
introduce parameter dependence, the attractiveness of this method is diminished.
Thought Digital Signal Processor (DSP) technologies are available for digital ac motor control applications
[8], with achievements in Application Speciﬁc Integrated Circuits (ASICs) and Field Programmable Gate Arrays
(FPGAs), the usage of ASICs and FPGAs in motor control and drive applications are, too, becoming widespread
[9]. Introduced in 1984, FPGAs initially provided only peripheral interface to main processors. They now are
starting to be used in tasks varying from the main controller in motor control applications, to control the whole
system [10].
The ﬁrst applications of FPGAs in motor control started with Herbert and Beierke [11] and continued
with Cirstea, Imecs, Monmasson, Poure and their research groups [12, 13, 14, 15].
Induction machine vector control studies using ASIC-FPGAs employing VHDL and Verilog Hardware
Description Languages have been reported in literature [3, 9, 16, 17, 18, 19, 20,]. In some part of these studies,
DTC [16, 17, 18, 20] and FOC [3, 9] drives are designed by using VHDL language; and in others FOC drives
are designed by using Verilog language [19]. This design by International Rectiﬁer (IR) engineers is a ﬂexible
ASIC design developed as a unique servo-on-a-chip Application Speciﬁc Standard Product (ASSP) which can
compete with classical motion DSPs for cost sensitive applications [19].
Classical processor standard design ﬂow is followed in FPGA designs using VHDL/Verilog hardware
description languages. This classical design ﬂow causes a great deal of time consumption in the controller
design of complex systems, as in the case of high performance ac servo drives. The reduction in the design time,
the increase in the design reusability, reliability and accuracy would reduce the time to market and the cost of
the production. For this reason and they provide virtual prototype production; Xilinx System Generator (XSG)
[7, 21, 22, 23, 24, 25] and VHDL-AMS [26] usage have become widespread.
Very complex designs can be made easily with graphical algorithm approach, even by users foreign
to the VHDL/Verilog programming languages, by using the Xilinx System Generator in Matlab/Simulink
environment. Vector control algorithm designs completed with this method allows one to observe easily
the eﬀects of hysteresis band, diﬀerent PI controller coeﬃcients in speed regulator, bit capacity and diﬀerent
sampling times of Analog/Digital Converter (ADC), the width of the ﬁxed point system used in the design on ﬂux
and torque performance of the machine in simulation environment before the system is tested experimentally.
An optimized controller can be designed with appropriate changes. VHDL/Verilog codes can be obtained
automatically from Xilinx System Generator after completing the design in software environment, and then can
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be downloaded to the FPGA chip to complete the design in hardware. Thus, since the errors that might occur
during the experimental tests is reduced to a minimum even before the tests during the software design stage,
the experimental costs would be reduced as well.
DTC controller [7, 23] and vector controller applications with rotor ﬂux estimation [22] have been reported
in the literature. A motor control library has been formed for vector control applications by using Xilinx System
Generator in Matlab/Simulink environment and this library is used in the ﬁeld-oriented control of induction
machine fed from a hybrid converter [10, 21].
Here in this study, an indirect ﬁeld oriented controller is modeled by a Xilinx System Generator in
Matlab/Simulink environment and induction machine is driven by the related controller in software environment
with appropriate simulations, and the results are analyzed. The VHDL codes generated automatically from
Xilinx System Generator are embedded in a Spartan 3 FPGA kit [27].

2.

Background

A simple block diagram of indirect ﬁeld orientation control of an induction machine is given in Figure 1. In this
study, the synchronous reference frame equations are used in the simulations, and that is why the superscript
“e” is used in the ﬂux and torque component current parameters in the ﬁgure.

ie*ds
ie*qs

i*as

Field
Orientation
Control

i*bs

Inverter

i*cs

IM

i as i bs i cs
e

i qs

e

r

e

i ds

Figure 1. A simple block diagram of a ﬁeld oriented controlled induction machine.

The main advantages of ﬁeld orientation control of induction machines is full motor torque capability at
low speed, better dynamic response, higher eﬃciency in a wider speed range, decoupled control of torque and
ﬂux, short term overload capability as far as the inverter allows, and four quadrant operation [1].
The dynamic torque expression is similar to the steady state torque expression and it requires the usage of
currents calculated from the dynamic model of the induction machine. Field orientation control approach needs
more calculations than other standard control techniques. In real time applications, these calculations could be
realized in many diﬀerent ways such as analog circuitry, microprocessors, PIC microcontrollers and DSPs. The
achievements obtained in the digital system technology enables nowadays 3 to 4 CPUs to be embedded in a
single Field Programmable Gate Array (FPGA) thus making it possible to make these calculations within the
FPGA itself without any further need of implementing related calculation units using other processors outside
as a peripheral unit.
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2.1.

Synchronous reference frame dynamic model of induction machine

The synchronous reference frame equations in d- and q-axis model of the induction machine are:
e
vqs
= rs ieqs + pλeqs + we λeds

(1)

e
= rs ieds + pλeds − we λeqs
vds

(2)

e
vqr
= 0 = rr ieqr + pλeqr + (we − wr ) λedr

(3)

e
vdr
= 0 = rr iedr + pλedr − (we − wr ) λeqr

(4)

λeqs = Ls ieqs + Lm ieqr

(5)

λeds = Ls ieds + Lm iedr

(6)

λeqr = Lm ieqs + Lr ieqr

(7)

λedr = Lm ieds + Lr iedr .

(8)

Here, p denotes the diﬀerential operator d/dt. The torque expression in d e , q e variables is given as
T =


3 P Lm  e e
λdr iqs − λeqr ieds .
2 2 Lr

(9)

If it is rewritten in complex vector notation it can be given in the form
T =



3 P Lm
Im λeqdr × ie∗
qds
2 2 Lr

(10)

where Im denotes the imaginary part of the complex product, and where
λeqdr = λeqr − jλedr

(11)

ieqds = ieqs − jieds

(12)

e∗
e∗
ie∗
qds = iqs − jids .

(13)

It was shown that the desired torque control could be achieved if the current component that produced the
rotor ﬂux and the current component that produced torque could be decoupled. To further illustrate this, the
rotor ﬂux λeqdr is allowed to be aligned with the d-axis so that
λedr = λeqdr = λeqr − jλedr

(14)

λeqr = 0.

(15)

and

If the constraints given in equations (14) and (15) are maintained, equations (5)–(8) can be represented by the
vector diagram in Figure 2 [28].
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Figure 2. Induction machine vector diagram with λeqr set to zero.

This vector diagram illustrates the ﬁeld oriented control concept in d e , q e variables. Using equations
(14) and (15) a new torque equation can be deﬁned. Setting λeqr to zero in equations (7), (9) and (10), the new
torque equation becomes
T =

3 P Lm  e e 
λdr iqs .
2 2 Lr

(16)

Figure 3. The block diagram of complete system model including the controller in Matlab Simulink designed for the
indirect ﬁeld oriented controlled induction machine.

This torque equation only holds when ﬁeld-orientation has been achieved. On the other hand, for ﬁeld
oriented control, the slip frequency is deﬁned by
sw e =

rr Lm e
i
Lr λedr qs

(17)

If equations (3) and (4) are combined using the above constraints, the rotor ﬂux equation in the d e , q e
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representation becomes
λedr = 

Lm
1+

Lr
rr p

 ieds

(18)

Equations (17) and (18) are also valid only when ﬁeld orientation has been achieved.
To implement the related control scheme the reference stator current components i∗as , i∗bs , i∗cs must be
produced for the induction machine [28].

3.

Usage of Xilinx System Generator in the controller design

Matlab Simulink software package provides a powerful high level modeling environment for people who are
involved in system modeling and simulations. Xilinx System Generator Tool developed for Matlab Simulink
package is widely used for algorithm development and veriﬁcation purposes in Digital Signal Processors (DSP)
and Field Programmable Gate Arrays (FPGAs). System Generator Tool allows an abstraction level algorithm
development while keeping the traditional Simulink blocksets, but at the same time automatically translating
designs into hardware implementations that are faithful, synthesizable, and eﬃcient [29].
Here in this study, an indirect ﬁeld oriented controlled induction machine driven by a Voltage Source
Inverter (VSI) is analyzed by using a Matlab Simulink model. The control signals for the VSI in the related model
are generated by the Xilinx FPGA chip. But, the FPGA chip needs Very-high-speed Hardware Description
Language (VHDL) codes to generate the control signals for the related controller. Normally, Matlab Simulink
Package does not provide an interface for the VHDL needed for the controller to be embedded in the FPGA chip.
However, the Xilinx System Generator Tool provides such an interface, that is, a control algorithm developed
by Xilinx System Generator Tool convenient to be used with traditional Simulink blocksets can be translated
to the VHDL codes needed for the controller to be embedded in the FPGA chip.
The following section brieﬂy introduces system modeling using the Xilinx System Generator Tool.

3.1.

System Modeling Using the Xilinx System Generator

The formation of a DSP design begins with a mathematical description of the operations needed for the controller
and ends with the hardware realization of the algorithm. The hardware implementation is rarely faithful to the
original functional description, instead it is faithful enough. The challenge is to make the hardware area and
speed eﬃcient, while still producing acceptable results.
In a typical design ﬂow supported by System Generator, the following steps are followed:
1. Describe the algorithm in mathematical terms;
2. Realize the algorithm in the design environment, initially using double precision;
3. Trim double precision arithmetic down to ﬁxed point;
4. Translate the design into eﬃcient hardware [29].

3.2.

Real Time System Modeling via Simulink

In this study, Xilinx FPGA application board is taken as a basis for a real time application. When the
control algorithm design of the controller is completed in Matlab Simulink environment by using Xilinx System
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Generator, it can be translated automatically into VHDL programming language and then can be embedded
into the Xilinx FPGA application board.
Here, the Matlab Simulink environment forms the basis for the design of the controller utilized for the
indirect ﬁeld orientation control of induction machine. The diﬀerence in this design is that it includes not only
the realization of the mathematical model to represent the natural behavior of the system controlled, but also
the realization of the controller using FPGA. Xilinx blocksets used in the design obtained by the Xilinx System
Generator can be added to the Matlab Simulink library and used by the Simulink Software.
The block diagram of complete system model including the controller in Matlab Simulink developed for
the indirect ﬁeld oriented controlled induction machine is shown in Figure 3. The sub-block called Spartan 3
represents the model of the FPGA based controller.
Required control algorithms within the Spartan 3 block are designed digitally with Xilinx blocksets whose
general block diagram view is given in Figure 4. Later, they are added to the Matlab Simulink library, and the
realization of required controller is completed by running the Spartan 3 block together with the other Simulink
blocksets in the system, namely, the induction machine and inverter blocks.

Figure 4. General block diagram view of the controller design (inside view of Spartan-3 in Figure 3).

The tests for the indirect ﬁeld oriented controlled induction machine using FPGA based controller are
carried out using a Matlab Simulink Model. The system response for the positive and negative speed references
and the loading and unloading performances are investigated through the simulations using the related model.
Here, all the control blocks and related sub-blocks of the design developed using Xilinx Blocksets in
Matlab Simulink Environment are shown and explained.
The system model developed for each subblock is explained further in the following subsections.

3.3.

Design Stages for the FPGA Based Controller

In this study, the design stages for the required arithmetic and logical operations for the ﬁeld oriented controller
are carried out in a hierarchical and modular fashion. In this way, the construction, development and error
checking steps are made easy. The general view of the complete controller design is given in Figure 4, and the
sub-blocks of the design can be described as follows:
• Speed Error Block
• Proportional Integral (PI) Controller and Torque Reference Limiter Block
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• Rotor Field Angle Generation Block
• d e -q e Synchronous Reference Frame → abc Three Phase Transformation Block
• Inverter Switching Signals Generation Block
3.3.1.

Speed Error Block

The indirect ﬁeld orientation control of the induction machine is realized with a speed regulator. A speed
error block is a straight forward block where the diﬀerence between the reference speed and measured speed is
calculated. Inputs of this block are reference speed and the measured speed. The output of this block is the
diﬀerence between the two speeds. This block is easily realized with a Xilinx diﬀerence block.
3.3.2.

Proportional Integral (PI) Controller and Torque Reference Limiter Block

The speed error obtained from the speed error block is applied as input to both the Proportional (P) block and
the Integral (I) block. After the error data is processed in each block, the outputs of each block are added to
form the PI controller output to be applied as input to the torque limiter block as shown in Figure 5. When
the output of the PI controller exceeds the limit values of the torque, the limiter block limits it and generates
the appropriate torque reference.

Figure 5. Proportional Integral (PI) and torque limiter block realization.

In the simulations, for the ﬁrst 2 seconds a step speed reference of +0.7 pu is applied, and later -0.7 pu
is applied. A load proﬁle of 0 pu for the ﬁrst second (between seconds 0 and 1), 1.0 pu between seconds 1 and
2, zero pu between seconds 2 and 3, and -1.0 pu between seconds 3 and 4 is applied for the control block having
the above speed reference.
3.3.2.1. Design of the Proportional (P) controller block
Proportional gain value K1 = 35 is selected, as shown in Figure 6 for the design of the proportional block; that
is, speed error is multiplied by 35 and the result is applied as the output of the proportional block.

Figure 6. Design of the Proportional (P) block.
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3.3.2.2. Design of the Integral (I) controller block
Integral gain value KI = 5 is selected, as shown in Figure 7, and Δt = 0.0007813 s is selected for the design of
the integral block. Thus speed error is multiplied by 5 Δt and applied to the “a” input of the “AddSub” block,
where it is then added to input “b;” input “b” is the output of the net integral block.

Figure 7. Design of the Integral (I) block.

3.3.2.3. Design of the torque reference limiter block
Output of the PI control block is applied as input to the torque reference limiter block shown in Figure 8. The
torque reference limiter block provides the generation of torque component current command for the controlled
induction machine. This block limits the value coming from the PI output between ±1.2 pu. The detailed
design of the torque limiter block is shown in Figure 8.

Figure 8. Design of the torque reference limiter block.

As illustrated, if the PI output is greater than +1.2 pu, then the “lo” signal becomes “true” (logic 1); if
it is smaller than +1.2 pu, then the “lo” signal becomes “false” (logic 0), if it is smaller than -1.2 pu then the
“hi” signal becomes “true” (logic 1), if it is greater than -1.2 pu then the “hi” signal becomes “false” (logic 0).
Considering the above alternatives, the related multiplexer output is listed below in Table 1.
Table 1. Output decision logic for the torque reference limiter multiplexer.

“hi”
0
0
1
1

“lo”
0
1
0
1

Multiplexer Output
d0
d1
d2
d3

Comment
No need to limit, transfer the PI output as it is to the Mux Out.
Need to limit with +1.2 pu, apply +1.2 pu to the Mux Out.
Need to limit with -1.2 pu, apply -1.2 pu to the Mux Out.
Such a case cannot occur, Mux Out is meaningless.
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3.3.3.

Rotor ﬁeld angle generation block

The block which is designed to generate the rotor ﬁeld angle shown in Figure 4 as “teta” block is composed of
three Xilinx sub-blocks. The general view of rotor ﬁeld angle calculator block is shown in Figure 9.

Figure 9. Detail design of the Teta block in Figure 4. Block converts mechanical rotor ﬁeld angle θe to the electrical
angle information.

One of the sub-blocks called as “swe” takes the torque component current command as input, and
generates the electrical slip-frequency related angle, θs , assuming constant and rated ﬂux-linkage level for the
machine. This block is shown in Figure 10 and will be explained more in detail later.

Logical

-6.28125

a
a<b
xlrelational
b z -1

Constant2

Relational2

xllogical
or

AddSub1
1
In1

dbl fpt

x 15.4

0.007813

Gateway In
CMult2

CMult3

a
xladdsub
a+b
b

z -1
Delay1

6.28125

a
xlrelational
a>b
b z -1

Constant1

Relational1

sel
xlmux
d0

k =0
Constant3

d1
d1

fpt dbl
Gateway Out

1
Out1

Mux1

Figure 10. Detail design of the block labeled swe in Figure 9; also may be known as the Electrical Slip-Frequency
Related Angle Generation Block.

The other sub-block called as “teta position” in Figure 9 takes the mechanical angle information and
converts it to the electrical angle information. This block is shown in Figure 11. Here, the mechanical angle
information coming from the encoder is multiplied by 2 which is the pole pair number for the machine considered.
Since the result would overﬂow and be out of 2π range in some cases, the correct value for the electrical angle
is generated between 0 and 2 π range by means of Xilinx comparator and subtracter blocks.
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Figure 11. Detail of the block labeled teta position in Figure 9, also known as the Electrical Rotor Angle Generation
Block. This is the block that converts mechanical angle information to electrical angle information.

In an induction machine there is only a single slip-frequency that corresponds to a pair of torque and ﬂux
component currents. In order to achieve a high precision torque control by means of ﬁeld orientation control,
the slip-frequency should be deﬁned and the ﬁeld angle should be calculated precisely. If the ﬂux component
current is held constant, a single slip-frequency occurs for each of the torque component currents. The slipfrequency block shown in Figure 10 calculates this slip-frequency described by equation (17). Here, coeﬃcient
K s is deﬁned as

Ks =

rr Lm
.
Lr λedr

(19)

The K s coeﬃcient calculated using equation (19) (K s = 15.4 for the induction machine used in this study)
is multiplied by the torque component current command ie∗
qs , to obtain the slip-frequency information sw e
described by equation (17). Later, the electrical slip-frequency related angle θs is calculated by taking the
integral of this quantity using Xilinx blocks. Integral taking process is based on the logic of multiplying the
incoming values by the smallest time that can be shown in the number system used, Δt = 0.0007813 s, and
collecting the summation in an accumulator by setting the operating time of the adder block to the same Δt.
The electrical slip-frequency related angle θs is obtained by appropriately keeping the result within the range
(-2 π , 2 π).
Slip frequency related angle θs and electrical rotor angle θr generated in the blocks shown in Figure 10
and Figure 11, respectively, are summed up with an adder to generate the rotor ﬁeld angle reference θe∗ and the
result is kept within the range (0, 2π). It is important to note here that, to generate sine and cosine waveforms
appropriate to the rotor ﬁeld angle reference, it is required to make the result compatible with the inputs of sine
and cosine, blocks. This is achieved by multiplying the result by 40.75, which is obtained from dividing 256 by
2 π . Figure 12 shows this electrical rotor ﬁeld angle generator block. The whole of this block appears as “Theta
Ref” sub-block in Figure 9. As can be seen from the output of this block, the output values are generated
between 0 and 255. Sine and cosine blocks accept these binary values as inputs and generate appropriate sine
and cosine values between -1 and +1.
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Figure 12. Electrical Rotor Field Angle Generator Block (detail of the block labeled Teta Ref in Figure 9); where
θc∗ = θs + θr .

The following equation summarizes the relation between the θe in radians and θe∗ in binary format:
θe∗ = θe

2T HET A−W IDT H
28
256
= θe
= θe
.
2π
2π
2π

(20)

Parameter θe , which has radian unit, is the output of the block labeled “AddSub1” in Figure 12. To convert
the θe in radians to binary format, θe is multiplied by 2T HET A−W IDT H and divided by 2π . The T HET A −
W IDT H in our case is 8-bit, so 28 is equal to 256.
The sine and cosine blocks receive θe∗ in binary format as input and generate sine and cosine values
according to the relation


−θe∗
2OU T P U T

3.3.4.

,
W IDT H−2

+θe∗
2OU T P U T

W IDT H−2

=


−θe∗ +θe∗
−θe∗ +θe∗
,
=
,
.
28
28
256 256

(21)

Transformation block from the d, q synchronous reference frame to the a, b, c stator
reference frame: (d e , q e ) → (a, b, c)

The transform block from the d, q synchronous reference frame to the a, b, c stator reference frame, denoted
by the sub-block labeled “Spartan-3” in Figure 3, is shown in Figure 4 as the “DQ-ABC2” sub-block.
The sub-blocks required to complete the transformation are shown in Figure 13. One of these sub-blocks
is labeled “Sincos” and the other is labeled “Subsystem.”

Figure 13. Sub-blocks required to complete the dq-abc transformation (DQ-ABC2 Block in Figure 4).

“Sincos” sub-block shown in Figure 13 generates sin(θ ) and cos(θ ) outputs that corresponds to the input
“teta” values which vary in between 0 and 256, as explained in the “tetaref” sub-block. “Gateway-Out” and
954
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“Gateway In” sub-blocks used at the input of “SineCosine” subblock shown in Figure 14 are used to generate
appropriate format teta values. The outputs generated by this sub-block which are in 9 7 format are transformed
to 14 7 format appropriate to the next blocks by using “Gateway-Out” and “Gateway In” sub-blocks.

Figure 14. Detailing of the Sincos sub-block.

The sub-block labeled “Subsystem” embedded in the “DQ-ABC” sub-block is shown in Figure 15. The
required calculations for reference frame transformations, as explained before, are made by Xilinx sub-blocks,
as can be seen from the ﬁgure. In this sub-block, the transformations shown in Figure 16 are realized. Initially
the stator reference frame torque component current command, I s∗
q , and the ﬂux component current command
I s∗
d are generated by using inverse Park Transformation from the sine and cosine of the electrical rotor ﬁeld
angle θe∗ , together with the synchronous reference frame torque component current command I e∗
q and ﬂux
s∗
s∗
component current command I e∗
d . Later, the stator reference frame three phase current commands, I a , I b ,

I s∗
c , are generated by using inverse the Clark Transformation from these stator reference frame torque component
s∗
current command I s∗
q and the ﬂux component current command I d . At the end of these transformations the
outputs of the “DQ-ABC” sub-block, namely the stator reference frame three phase current commands I s∗
a ,
s∗
s∗
I b , I c , are generated.

Figure 15. Subsystem ( de , qe ) → ( a, b, c ) transformation sub-block.
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I qe*

I as*

I qs*

I de*

Inverse Park
Transformation

*
e

Inverse Clark
Transformation

I bs*
I cs*

I ds*

Figure 16. The function of the “Subsystem” sub-block.

3.3.5.

Inverter switching signals generation block

If the generated a, b, c phase current commands are processed by comparing them with the measured and
digitized a, b, c phase currents in the Hysteresis Control Sub-block, shown in Figure 17, the inverter switching
signals at the output are generated. Initially the diﬀerence between the command and the measured currents
are obtained, later these diﬀerences are applied to the inputs of the sub-blocks which contribute to hysteresis
control, and logic-1 or logic-0 level signals are generated at the outputs to achieve the appropriate switching.
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Figure 17. Hysteresis control sub-block.

Figure 18. The “Subsystem” sub-blocks appearing in Figure 17 form the hysteresis control for a single phase.

It is worth to note here that although the switching signals are at 400 kHz in this block, the frequency
is reduced to 20 kHz in the Hysteresis Control Block by appropriate gateway connections. This value can be
changed and adjusted to any other value by the user.
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3.4.

Simulation of the system modeled in Matlab Simulink with the controller
embedded into a Xilinx Spartan-3 FPGA designed using the Xilinx system
generator

The indirect ﬁeld-oriented controlled induction machine, whose controller is embedded into a Xilinx Spartan-3
Field Programmable Gate Array (FPGA) by means of the Xilinx System Generator Toolbox, is simulated via a
complete system modeled in Matlab Simulink environment, as shown in Figure 3. Design details of the controller
developed using Xilinx System Generator are provided in the preceding sections.
The induction machine is initially operated as a motor with a 0.7 pu speed reference applied during the
ﬁrst 2 seconds and -0.7 pu for the next 2.5 seconds. The machine is operated at no load during the ﬁrst second,
then it is loaded with 1.0 pu load during the next second, it is unloaded for the following 1.5 seconds, and loaded
with -1.0 pu for the last second of simulation time interval. The actual speed obtained from the simulation is
shown in Figure 19. It is important to note that the signals are represented in per unit (pu) values in simulations
and it is required to multiply them by their respective base values to be able to ﬁnd the corresponding real
values.
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Figure 19. The actual speed for the simulated indirect ﬁeld oriented controlled.

To be able to achieve the related speed regulation a torque reference is generated and regulated depending
on the load torque applied. Figure 20 shows the load torque versus generated torque of the machine for the
operation described above.
For the same operating conditions, the reference and the actual machine currents are provided in Figure
21. A magniﬁed view of these currents around the speed and phase reversal of the machine is given in Figure
22.
The resources spent for the related design in Spartan 3 xc3s200 FPGA board can be observed after the
simulation is run by using the resource estimator block. For the design used in this study, resources spent are
listed in Table 2 with the results represented in percentage of total related resources.
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Figure 20. The generated torque for the simulated indirect ﬁeld oriented controlled induction machine.
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Figure 21. An actual and reference phase current view for the simulated indirect ﬁeld oriented controlled induction
machine.
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Figure 22. A magniﬁed view of Figure 21 around the speed and phase reversal. A close comparison of actual and
reference phase currents.
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Table 2. Resource report for the design.

Number
Number
Number
Number
Number

of
of
of
of
of

Slices:
Slice Flip Flops:
4 input LUTs:
bonded IOBs:
GCLKs:

1736
1316
3172
662
1

out
out
out
out
out

of
of
of
of
of

1920
3840
3840
173
8

90.4%
34.2%
82.6%
382%
12%

One thing important to note here is that the number of I/O blocks is exceeded. But, this is a normal case
as MATLAB takes into account many measurement and follow-up related variables as I/O blocks and the real
design actually would not have them. So, in the real design this number would not be exceeded. As a result, it
has been observed that the Spartan 3 FPGA board is suﬃcient to realize the related design.

Conclusion
In this study, the feasibility of Field Programmable Gate Array (FPGA) usage in ﬁeld oriented induction
machine controller design is investigated. In this work, an indirect ﬁeld oriented controller is preferred for the
design of the controller. The sub modules required for the completion of the controller designed are introduced
and realized by means of digital blocks provided by Xilinx System Generator in Matlab/Simulink environment.
After the completion of the design stage of the controller, the whole system including the motor, the
power converter and the controller is modeled using Matlab/Simulink environment. The whole model is then
simulated to see the eﬀect of the controller in the control of the system. The Simulink measurement tools are
used to observe and follow-up the output signals of each sub-block of the design and these signals are analyzed
and evaluated until obtaining the proper operation. It has been shown that the designed controller can achieve
the desired torque control with appropriate speed regulation in both transient and steady state.
The developed controller is directly converted to a Hardware Description Language codes without any
change in the design by using Matlab Xilinx System Generator blocks after the controller is designed and its
accuracy is veriﬁed by the Simulink. Later, I/O pins are assigned and the design is downloaded to the Spartan
3 FPGA via Xilinx ISE Foundation Program. This design structure provides the designer a reliable, precise
and time saving design realization option.
Another important advantage of using Xilinx System Generator design structure is that it provides
resource estimation to the user so that the user can determine an appropriate FPGA for his design.
On the other hand, the induction machine controller design completed with the method used in this
study allows the designer to observe easily the eﬀects of hysteresis band, diﬀerent PI controller coeﬃcients in
the regulator, bit capacity and diﬀerent sampling times of Analog/Digital Converter (ADC), the width of the
ﬁxed point system used on ﬂux and torque performance of the machine in simulation environment before the
system is tested experimentally. An optimized controller can be designed with appropriate changes by foreseeing
and reducing the errors even in the design stage thus reducing the cost for developing experimental prototype.
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